Main Page
Deanship
The Dean
Dean's Word
Curriculum Vitae
Contact the Dean
Vision and Mission
Organizational Structure
Vice- Deanship
Vice- Dean
KAU Graduate Studies
Research Services & Courses
Research Services Unit
Important Research for Society
Deanship's Services
FAQs
Research
Staff Directory
Files
Favorite Websites
Deanship Access Map
Graduate Studies Awards
Deanship's Staff
Staff Directory
Files
Researches
Contact us
عربي
English
About
Admission
Academic
Research and Innovations
University Life
E-Services
Search
Deanship of Graduate Studies
Document Details
Document Type
:
Thesis
Document Title
:
Fabrication and Characterization of High-k Gate Dielectrics for MOS Devices
تصنيع وتوصيف بوابات عالية العزل لنبائط أشباه الموصلات
Subject
:
physics department
Document Language
:
Arabic
Abstract
:
The gate stack used in current-generation of most MOS (Metal-Oxide-Semiconductor) devices consists of silicon, an insulating layer of silicon dioxide, and a metallic gate electrode made of polysilicon. For future electronics the communities search for new dielectric materials that replace silicon dioxide. Today, most of MOS devices are decreasing in size but this decrease is has a limit. As the thickness of silicon dioxide scales below 3 nm, the gate leakage current; due to tunneling take place leading to failure of devices and significant heat dissipation. To overcome the thickness limits problem, control power consumption, and enhance performance, a new insulating layer with high dielectric constant (high-k) should be found. The aim of this work is the preparation and investigation of new high-k dielectric materials that can be used in MOS devices and pushing the electronic devices into smaller sizes and great performance. Our choices of techniques of deposition are thermal evaporation, e‐beam evaporation systems, and rf‐sputtering which combine clean UHV conditions with a high versatility in new materials growing. The obtained new high k-materials has good thermodynamic stability with Si and large band gap about 4.7 eV, good film morphology (no grain boundaries; i.e nanograins structures) and good compatibility with metal gate electrode with high‐quality interface (low defect density).
Supervisor
:
Prof. FAHAD M. AL-MARZOUKI
Thesis Type
:
Master Thesis
Publishing Year
:
1434 AH
2013 AD
Co-Supervisor
:
dr.
Added Date
:
Monday, October 21, 2013
Researchers
Researcher Name (Arabic)
Researcher Name (English)
Researcher Type
Dr Grade
Email
سعيد علي الزهراني
Al zahrani, Saeed Ali
Researcher
Master
Files
File Name
Type
Description
36164.pdf
pdf
Back To Researches Page